National *Semiconductor*

DS3886A
BTL 9-Bit Latching Data Transceiver

General Description

The DS3886A is a higher speed, lower power, pin compatible version of the DS3886.

The DS3886A is one in a series of transceivers designed specifically for the implementation of high performance Futurebus+ and proprietary bus interfaces. The DS3886A is a BTL 9-Bit Latching Data Transceiver designed to conform to IEEE 1194.1 (Backplane Transceiver Logic — BTL) as specified in the IEEE 896.2 Futurebus+ specification. The DS3886A incorporates an edge-triggered latch in the driver path which can be bypassed during fall-through mode of operation and a transparent latch in the receiver path. Utilization of the DS3886A simplifies the implementation of byte wide address/data with parity lines and also may be used for the Futurebus+ status, tag and command lines.

The DS3886A driver output configuration is an NPN open collector which allows Wired-OR connection on the bus. Each driver output incorporates a Schottky diode in series with it's collector to isolate the transistor output capacitance from the bus, thus reducing the bus loading in the inactive state. The combined output capacitance of the driver output and receiver input is less than 5pF. The driver also has high sink current capability to comply with the bus loading requirements defined within IEEE 1194.1 BTL specification.

Backplane Transceiver Logic (BTL) is a signaling standard that was invented and first introduced by National Semiconductor, then developed by the IEEE to enhance the performance of backplane buses. BTL compatible transceivers feature low output capacitance drivers to minimize bus loading, a 1V nominal signal swing for reduced power consumption and receivers with precision thresholds for maximum noise immunity. The BTL standard eliminates settling time delays that severely limit TTL bus performance, and thus provide significantly higher bus transfer rates. The backplane bus is intended to be operated with termination resistors (selected to match the bus impedance) connected to 2.1V at both ends. The low voltage is typically 1V.

Separate ground pins are provided for each BTL output to minimize induced ground noise during simultaneous switching.

The unique driver circuitry meets the maximum slew rate of 0.5 V/ns which allows controlled rise and fall times to reduce noise coupling to adjacent lines.

The transceiver's high impedance control and driver inputs are fully TTL compatible.

The receiver is a high speed comparator that utilizes a Bandgap reference for precision threshold control, allowing maximum noise immunity to the BTL 1V signaling level. Separate QV_{CC} and QGND pins are provided to minimize the effects of high current switching noise. The output is TRI-STATE® and fully TTL compatible.

The DS3886A supports live insertion as defined in IEEE 896.2 through the LI (Live Insertion) pin. To implement live insertion the LI pin should be connected to the live insertion power connector. If this function is not supported, the LI pin must be tied to the V_{CC} pin. The DS3886A also provides glitch free power up/down protection during power sequencing.

The DS3886A has two types of power connections in addition to the LI pin. They are the Logic V_{CC} (V_{CC}) and the Quiet V_{CC} (QV_{CC}). There are two Logic V_{CC} pins on the DS3886A that provide the supply voltage for the logic and control circuitry. Multiple connections are provided to reduce the effects of package inductance and thereby minimize switching noise. As these pins are common to the V_{CC} bus internal to the device, a voltage delta should never exist between these pins and the voltage difference between V_{CC} and QV_{CC} should never exceed ±0.5V because of ESD circuitry.

When CD (Chip Disable) is high, An is in high impedance state and Bn is high. To transmit data (An to Bn) the T/$\overline{R}$ signal is high.

When RBYP is high, the positive edge triggered flip-flop is in the transparent mode. When RBYP is low, the positive edge of the ACLK signal clocks the data.

In addition, the ESD circuitry between the V_{CC} pins and all other pins except for BTL I/O's and LI pins requires that any voltage on these pins should not exceed the voltage on V_{CC} +0.5V.

There are three different types of ground pins on the DS3886A; the logic ground (GND), BTL grounds (B0GND–B8GND) and the Bandgap reference ground (QGND). All of these ground reference pins are isolated within the chip to minimize the effects of high current switching transients. For optimum performance the QGND should be returned to the connector through a quiet channel that does not carry transient switching current. The GND and B0GND–B8GND should be connected to the nearest backplane ground pin with the shortest possible path.

Since many different grounding schemes could be implemented and ESD circuitry exists on the DS3886A, it is important to note that any voltage difference between ground pins, QGND, GND or B0GND–B8GND should not exceed ±0.5V including power up/down sequencing.

The DS3886A is offered in the 44-pin PQFP high density package style.

Features

- Fast propagation delay (3ns typ)
- 9-BIT BTL Latched Transceiver
- Driver incorporates edge triggered latches
- Receiver incorporates transparent latches
- Meets IEEE 1194.1 Standard on Backplane Transceiver Logic (BTL)
- Supports Live Insertion
- Glitch free Power-up/down protection
- Typically less than 5 pF Bus-port capacitance
- Low Bus-port voltage swing (typically 1V) at 80 mA
- Exceeds 2 KV ESD testing (Human Body Model)

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Features (Continued)

- Open collector Bus-port outputs allows Wired-OR connection
- Controlled rise and fall time to reduce noise coupling to adjacent lines
- TTL compatible Driver and Control inputs

- Built in Bandgap reference with separate QV_{CC} and QGND pins for precise receiver thresholds
- Individual Bus-port ground pins
- Product offered in PLCC and PQFP package styles
- Tight skew (0.5 ns typical)

Connection Diagram

01145801

**Order Number DS3886AVE
See NS Package Number VGZ44A**

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	6.5V
Control Input Voltage	6.5V
Driver Input and Receiver Output	5.5V
Receiver Input Current	±15 mA
Bus Termination Voltage	2.4V
Power Dissipation at 25˚C	
PQFP (VGZ44A)	1.3W
Derate PQFP Package (VGZ44A)	11.1 mW/˚C

Storage Temperature Range	−65˚C to +150˚C
Lead Temperature (Soldering, 4 sec.)	260˚C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	4.5	5.5	V
Bus Termination Voltage (V_T)	2.06	2.14	V
Operating Free Air Temperature	0	70	˚C

DC Electrical Characteristics (Notes 3, 4)

T_A = 0˚ to +70˚C, V_{CC} = 5V ±10%

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRIVER AND CONTROL INPUT (CD, T/$\overline{R}$, An, ACLK, LE and RBYP)						
V_{IH}	Minimum Input High Voltage		2.0			V
V_{IL}	Maximum Input Low Voltage				0.8	V
I_I	Input Leakage Current	V_{IN} = V_{CC} = 5.5V			250	µA
I_{IH}	Input High Current	V_{IN} = 2.4V, An = CD = 0.5V, T/$\overline{R}$ = 2.4V			40	µA
I_{IL}	Input Low Current	V_{IN} = 0.5V, An = CD = 0.5V, T/$\overline{R}$ = 2.4V			−10	µA
I_{IL}	Input Low Current	An Port, An = 0.5V, CD = 0.5V T/R = 2.4V, RBYp = 2.4V			−100	µA
V_{CL}	Input Diode Clamp Voltage	I_{CLAMP} = −12 mA			−1.2	V
DRIVER OUTPUT/RECEIVER INPUT (Bn)						
V_{OLB}	Output Low Bus Voltage (Note 4)	An = T/$\overline{R}$ = 2.4V, CD = 0.5V, I_{OL} = 80 mA	0.75	1.0	1.1	V
I_{OFF}	Output Off Low Current	An = 0.5V, T/$\overline{R}$ = 2.4V, Bn = 0.75V, CD = 0.5V			−200	µA
	Output Off High Current	An = 0.5V, T/$\overline{R}$ = 2.4V, Bn = 2.1V, CD = 0.5V			200	µA
	Output Off Low Current-Chip Disabled	An = 0.5V, T/$\overline{R}$ = CD = 2.4V, Bn = 0.75V			−50	µA
	Output Off High Current-Chip Disabled	An = 0.5V, T/$\overline{R}$ = CD = 2.4V, Bn = 2.1V			50	µA
V_{TH}	Receiver Input Threshold	T/$\overline{R}$ = CD = 0.5V	1.47	1.55	1.62	V
V_{CLP}	Positive Clamp Voltage	V_{CC} = Max or 0V, Bn = 1 mA	2.4	3.4	4.5	V
		V_{CC} = Max or 0V, Bn = 10 mA	2.9	3.9	5.0	V
V_{CLN}	Negative Clamp Voltage	I_{CLAMP} = −12 mA			−1.2	V
RECEIVER OUTPUT (An)						
V_{OH}	Voltage Output High	Bn = 1.1V, I_{OH} = −2mA, T/$\overline{R}$ = CD = 0.5V	2.4	3.2		V
V_{OL}	Voltage Output Low	T/$\overline{R}$ = CD = 0.5V, Bn = 2.1V, I_{OL} = 24 mA		0.35	0.5	V
		T/$\overline{R}$ = CD = 0.5V, Bn = 2.1V, I_{OL} = 8 mA		0.30	0.4	V
I_{OZ}	TRI-STATE Leakage Current	V_{IN} = 2.4V, CD = 2.4V, T/$\overline{R}$ = 0.5V, Bn = 0.75V			10	µA
		V_{IN} = 0.5V, CD = 2.4V, T/$\overline{R}$ = 0.5V, Bn = 0.75V			−10	µA
I_{OS}	Output Short Circuit Current	Bn = 1.1V, T/$\overline{R}$ = CD = 0.5V (Note 3)	−40	−70	−100	mA

DC Electrical Characteristics (Notes 3, 4)   (Continued)

$T_A = 0°$ to $+70°C$, $V_{CC} = 5V \pm 10\%$

SUPPLY CURRENT

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I_{CCT}	I_{CCT} — Power Supply Current for a TTL High Input $(V_{IN} = V_{CC} - 2.1V)$	$T/\overline{R}$ = All An = 3.4V, CD = 0.5V ACLK = LE = RBYP = 3.4V		55	62	mA
	Supply Current: Sum of V_{CC}, QV_{CC} and LI	$T/\overline{R}$ = 0.5V, All Bn = 2.1V, LE = CD = 0.5V ACLK = RBYP = 3.4V		45	53	mA
I_{LI}	Live Insertion Current	$T/\overline{R}$ = An = CD = ACLK = 0.5V		1.5	2.2	mA
		$T/\overline{R}$ = All An = RBYB = 2.4V, CD = ACLK = 0.5V		3	4.5	mA

Note 1: "Absolute maximum ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All input and/or output pins shall not exceed V_{CC} plus 0.5V and shall not exceed the absolute maximum rating at anytime, including power-up and power down. This prevents the ESD structure from being damaged due to excessive currents flowing from the input and/or output pins to QV_{CC} and V_{CC}. There is a diode between each input and/or output to V_{CC} which is forward biased when incorrect sequencing is applied. Alternatively, a current limiting resistor can be used when pulling-up the inputs to prevent damage. The current into any input/output pin shall be no greater than 50 mA. Exception, LI and Bn pins do not have power sequencing requirements with respect to V_{CC} and QV_{CC}. Furthermore, the difference between V_{CC} and QV_{CC} should never be greater than 0.5V at any time including power-up.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified. All typical values are specified under these conditions: $V_{CC} = 5V$ and $T_A = 25°C$, unless otherwise stated.

Note 4: Only one output should be shorted at a time, and duration of the short should not exceed one second.

Note 5: Referenced to appropriate signal ground. Do not exceed maximum power dissipation of package.

AC Electrical Characteristics (Note 5)

$T_A = 0°C$ to $+70°C$, $V_{CC} = 5V \pm 10\%$

Symbol	Parameter		Conditions	Min	Typ	Max	Units
DRIVER							
t_{PHL}	An to Bn	Propagation Delay	CD = 0V, $T/\overline{R}$ = RBYP = 3V	1	3	5	ns
t_{PLH}	Fall-through mode		(*Figure 1* and *Figure 2*)	1.5	3	5	ns
t_{PHL}	ACLK to Bn	Propagation Delay	CD = RBYP = 0V, $T/\overline{R}$ = 3V	1.7	4	6.5	ns
t_{PLH}	Latch mode		(*Figure 1* and *Figure 4*)	2	4	6.5	ns
t_{PHL}	CD to Bn	Enable Time	$T/\overline{R}$ = 3V, An = 3V	3	5	9	ns
t_{PLH}		Disable Time	(*Figure 1* and *Figure 3*)	2.5	5	6.7	ns
t_{PHL}	$T/\overline{R}$ to Bn	Enable Time	CD = 0V (*Figure 10* and *Figure 11*), RBYP = 3V	9	13	18	ns
t_{PLH}		Disable Time	CD = 0V (*Figure 10* and *Figure 11*), RBYP = 3V	2	5	8	ns
t_r	Transition Time-Rise/Fall		CD = RBYP = 0V, $T/\overline{R}$ = 3V (*Figure 1* and *Figure 3*) (Note 10)	1	2	3.5	ns
t_f	20% to 80%			1	2	4	
SR	Slew Rate is calculated from 1.3V to 1.8V		CD = RBYP = 0V, $T/\overline{R}$ = 3V (*Figure 1* and *Figure 2*) (Note 10)		0.85	0.5	V/ns
t_{skew}	ACLK to Bn	Same Package	(Note 7)		0.8	3	ns
	An to Bn	Same Package	(Note 7)		0.8	3	ns
DRIVER TIMING REQUIREMENTS (*Figure 4*)							
t_S	An to ACLK	Set-up Time	CD = RBYP = 0V, $T/\overline{R}$ = 3V	3			ns
t_H	ACLK to An	Hold Time	CD = RBYP = 0V, $T/\overline{R}$ = 3V	1			ns
t_{pw}	ACLK Pulse Width		CD = RBYP = 0V, $T/\overline{R}$ = 3V	3			ns
RECEIVER							
t_{PHL}	Bn to An	Propagation Delay	CD = $T/\overline{R}$ = 0V, LE = 3V	3	4.5	6	ns
t_{PLH}	Bypass Mode		(*Figure 5* and *Figure 6*)	3	4.5	7.0	ns
t_{PHL}	LE to An	Propagation Delay	CD = $T/\overline{R}$ = 0V	3.5	5.5	10	ns
t_{PLH}	Latch Mode		(*Figure 5* and *Figure 7*)	4.5	5.5	8.8	ns

AC Electrical Characteristics (Note 5) (Continued)

$T_A = 0°C$ to $+70°C$, $V_{CC} = 5V \pm 10\%$

Symbol	Parameter			Conditions	Min	Typ	Max	Units
RECEIVER								
t_{PLZ}	CD to An		Disable Time	LE = 3.0V	3	5	10	ns
t_{PZL}			Enable Time	Bn = 2.1V, T/$\overline{R}$ = 0V	2.5	6	8	ns
				(*Figure 8* and *Figure 9*)				
t_{PHZ}			Disable Time	LE = 3.0V	4	6	8.5	ns
t_{PZH}			Enable Time	Bn = 1.1V, T/$\overline{R}$ = 0V	2.5	5	8.5	ns
				(*Figure 8* and *Figure 9*)				
t_{PLZ}	T/$\overline{R}$ to An		Disable Time	LE = 3.0V, Bn = 2.1V	3	7.5	12	ns
t_{PZL}			Enable Time	CD = 0V (*Figure 10* and *Figure 11*)	5	9.5	15	ns
t_{PHZ}			Disable Time	LE = 3.0V	3	6	9	ns
t_{PZH}			Enable Time	Bn = 1.1V, CD = 0V	3	6	9	ns
				(*Figure 8* and *Figure 9*)				
t_{skew}	LE to An		Same Package	(Note 7)		0.5	3	ns
	Bn to An		Same Package	(Note 7)		0.5	2.5	ns
RECEIVER TIMING REQUIREMENTS (*Figure 7*)								
t_S	Bn to LE		Set-up Time	CD = T/$\overline{R}$ = 0V	3			ns
t_H	LE to Bn		Hold Time	CD = T/$\overline{R}$ = 0V	1			ns
t_{pw}	LE Pulse Width			CD = T/$\overline{R}$ = 0V	5			ns
PARAMETERS NOT TESTED								
C_{output}	Capacitance at Bn			(Note 8)		5		pF
t_{NR}	Noise Rejection			(Note 9)		1		ns

Note 6: Input waveforms shall have a rise and fall time of 3 ns.

Note 7: t_{skew} is an absolute value defined as differences seen in propagation delay between drivers in the same package with identical load conditions.

Note 8: The parameter is tested using TDR techniques described in P1194.0 BTL Backplane Design Guide.

Note 9: This parameter is tested during device characterization. The measurements revealed that the part will typically reject 1 ns pulse width.

Note 10: Futurebus+ transceivers are required to limit bus signal rise and fall times to no faster than 0.5 V/ns, measured between 1.3V and 1.8V (approximately 20% to 80% of nominal voltage swing). The rise and fall times are measured with a transceiver loading equivalent to 12.5Ω tied to +2.1 V $_{DC}$.

Pin Description

Pin Name	Number of Pins	Input/ Output	Description
A0–A8	9	I/O	TTL TRI-STATE receiver output and driver input
ACLK	1	I	Clock input for latch
B0–B8	9	I/O	BTL receiver input and driver output
B0GND–B8GND	9	NA	Driver output ground reduces ground bounce due to high current switching of driver outputs. (Note 11)
CD	1	I	Chip Disable
GND	2	NA	Ground reference for switching circuits.(Note 10)
LE	1	I	Latch Enable
LI	1	NA	Power supply for live insertion. Boards that require live insertion should connect LI to the live insertion pin on the connector. (Note 12)
NC	5	NA	No Connect
QGND	1	NA	Ground reference for receiver input bandgap reference and non-switching circuits. (Note 11)
QV$_{CC}$	1	NA	V$_{CC}$ supply for bandgap reference and non-switching circuits. (Note 12)
RBYP	1	I	Register bypass enable
T/$\overline{R}$	1	I	Transmit/$\overline{Receive}$ — Transmit (An to Bn) Receive (Bn to An)
V$_{CC}$	2	NA	V$_{CC}$ supply for switching circuits. (Note 12)

Note 11: The multiplicity of grounds reduces the effective inductance of bonding wires and leads, which then reduces the noise caused by transients on the ground path. The various ground pins can be tied together provided that the external ground has low inductance (i.e., ground plane with power pins and many signal pins

Pin Description (Continued)

connected to the backplane ground). If the external ground floats considerably during transients, precautionary steps should be taken to prevent QGND from moving with reference to the backplane ground. The receiver threshold should have the same ground reference as the signal coming from the backplane. A voltage offset between their grounds will degrade the noise margin.

Note 12: The same considerations for ground are used for V_{CC} in reducing lead inductance (see (Note 10)). QV_{CC} and V_{CC} should be tied together externally. If live insertion is not supported, the LI pin can be tied together with QV_{CC} and V_{CC}.

Truth Table

CD	T/$\overline{R}$	LE	RBYP	ACK	An	Bn
H	X	X	X	X	Z	H
L	H	X	H	X	L	H
L	H	X	H	X	H	L
L	H	X	L	X	X	Bn_0
L	H	X	L	L-H	H	L
L	H	X	L	L-H	L	H
L	L	H	X	X	H	L
L	L	H	X	X	L	H
L	L	L	X	X	An_0	X

X = High or low logic state
Z = High impedance state
L = Low state
H = High state
L-H = Low to high transition
An_0 = no change from previous state
Bn_0 = no change from previous state
BTL = high and low state are nominally 2.1V and 1.0V, respectively.
TTL = high and low state are nominally 2.4V and 0.5V, respectively.

Package Thermal Characteristics

Linear Feet per Minute Air Flow (LFPM)	θ_{JA} (°C/W) 44-Pin PQFP
0	82
225	68
500	60
900	53

Note 13: The above values are typical values and are different from the Absolute Maximum Rating values, which include guardbands.

Logic Diagram

01145803

Test Circuits and Timing Waveforms

01145805

FIGURE 1. Driver Propagation Delay Set-up

01145806

FIGURE 2. Driver: An to Bn, CD to An

01145807

**FIGURE 3. Driver: CD to Bn**

01145808

FIGURE 4. Driver: ACLK to Bn, t_S, t_H, t_{PW}

01145809

Switch Position

	t_{PLH}	t_{PHL}
S1	open	close

FIGURE 5. Receiver Propagation Delay Set-up

01145810

FIGURE 6. Receiver: Bn to An

01145811

FIGURE 7. Receiver Enable/Disable Set-up

01145812

Switch Position

|	t_{PZL} t_{PLZ}	t_{PZH} t_{PHZ}
S1	close	open
S2	open	close

FIGURE 8. Receiver: Enable/Disable Set-up

Test Circuits and Timing Waveforms (Continued)

FIGURE 9. Receiver: CD to An, T/$\overline{R}$ to An
(t_{PHZ} and t_{PZH} only)

FIGURE 10. T/$\overline{R}$ to An, T/$\overline{R}$ to Bn

FIGURE 11. T/$\overline{R}$ to Bn (t_{PHL} and t_{PLH} only),
T/$\overline{R}$ to An (t_{PZL} and t_{PLZ} only)

Physical Dimensions inches (millimeters)
unless otherwise noted

13.20 ± 0.25 TYP

□ 10.00 ± 0.10

44   34

1   33

0.80 TYP

11   23

12   22

0.35 +0.03 −0.08 TYP

SEE DETAIL A

2.00 +0.10 −0.05

0.15 ± 0.05 TYP

5°−16° TOP & BOTTOM

1.60

R 0.13 MIN

GAUGE LINE

R 0.13−0.30 MIN

2.45 MAX

0.10

0.25 MIN

0° MIN

0°−7°

SEATING PLANE

0.88 ± 0.15

DETAIL A
TYPICAL

VGZ44A (REV A)

44-Lead Plastic Quad Flatpak
Order Number DS3886AVE
NS Package Number VGZ44A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.